printable version

Exam 2 Review B

[1] [2] [3] [4] [5] [6] [7] [8] [9]

Problem R2b.1.

An architecture applying Tomasulo's algorithm with multiple common data busses can dispatch multiple instructions into execution units in each clock cycle, and it can complete execution of multiple instructions in each clock cycle. Nonetheless, such a CPU cannot achieve an average time per instruction below one clock cycle. Why, and what can be done about it?